Abstract-In this letter, we report a low threshold voltage (V t ) of 0.12 V in self-aligned gate-first TaN/LaTiO n-MOSFETs, at an equivalent oxide thickness of only 0.63 nm. This was achieved by using Ni-induced solid-phase diffusion of SiO 2 -covered Ni/Sb that reduced the high-κ dielectric interfacial reactions.
I. INTRODUCTION
A DIFFICULT challenge for metal-gate/high-κ CMOS [1] - [13] is to suppress the undesirable large flatband voltage (V fb ) rolloff [7] , [8] at smaller equivalent oxide thickness (EOT), which leads to an unwanted high threshold voltage (V t ). To address this issue, an ultrathin SiO 2 layer can be inserted between the high-κ dielectric and Si as used in the 45-nm-node technology with a 1-nm EOT [9] . However, this may not work when the EOT is scaled down to ∼0.6 nm. Previously, we have shown that the V fb rolloff and the high V t are related to chargedoxygen vacancies in the nonstoichiometric oxides (HfO 2−x and SiO x ) [7] , [8] . This occurs via an inevitable interfacial reaction and interdiffusion [7] due to the close bond enthalpies of the high-κ HfO 2 (802 kJ/mol) and the SiO 2 (800 kJ/mol) [3] . Since this reaction follows an Arrhenius temperature dependence, it can be reduced by using low-temperature processing. This has been verified by the low |V t | obtained in metal-gate/ high-κ CMOS with EOT of 1.05-1.2 nm, using < 900
• C solidphase-diffusion (SPD)-formed ultrashallow junctions [7] and laser annealing [8] . In this letter, we report a low V t of 0.12 V in TaN/LaTiO n-MOSFETs with an EOT of only 0.63 nm. This was achieved by using higher κ LaTiO to decrease the gate leakage current and low-temperature Ni-induced SPD for sourcedrain to lower high-κ/Si interface reaction exponentially. S. H. Lin and F. S. Yeh are with the Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300, Taiwan (e-mail: d9563815@oz.nthu.edu.tw; fsyeh@ee.nthu.edu.tw).
C. H. Cheng is with the Department of Mechanical Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, and also with Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu 300, Taiwan (e-mail: feldcheng@hotmail.com).
W. B. Chen is with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: barn.ee95g@ nctu.edu.tw).
A. Chin is with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, and also with Nano-Electronics Consortium of Taiwan, Hsinchu 300, Taiwan (e-mail: albert_achin@hotmail.com).
Color II. EXPERIMENTAL PROCEDURE Standard p-type Si wafers were used in this letter. The self-aligned gate-first TaN/LaTiO n-MOSFETs were made by depositing TiO 2 -doped La 2 O 3 (LaTiO with ∼25% TiO concentration) on Si substrate using physical-vapor deposition, followed by a postdeposition anneal (PDA). The addition of TiO 2 in LaTiO increases the κ value, which allows the using of a thicker layer to decrease the leakage current and still maintains the small EOT. After TaN deposition and patterning, self-aligned 20-nm Sb and thin Ni were deposited. This was covered with 100-nm-thick SiO 2 followed by a 650
• C RTA [13] . A low sheet resistance of 125 Ω/sq was measured using SiO 2 -covered Ni/Sb SPD at 650
• C. After etching nonreacted metal, Al contact metal was added on source-drain to form the n-MOSFETs with 10 μm × 100 μm size. The interface reaction was investigated by secondary ion-mass spectroscopy (SIMS) and transmission electron microscopy (TEM). The fabricated n-MOSFETs were characterized by capacitance-voltage (C-V ) and current-voltage (I-V ) measurements. Fig. 1(a) and (b) shows the C-V and J−V curves of TaN/LaTiO n-MOS devices at various RTA temperatures. High capacitance density of 3.4 μF/cm 2 , leakage current of 5 × 10 −2 A/cm 2 at −1 V, and proper V fb of −0.52 V were obtained after a 600
III. RESULTS AND DISCUSSION
• C RTA. This gives an EOT of 0.63 nm by CVC quantum-mechanical C-V simulation, which can be used for 25-nm-node technology with 10-nm gate length at year 2015 according to ITRS [14] . The negative V fb is a unique property of La 2 O 3 even with the TaN gate [6] . However, both unwanted EOT degradation and V fb rolloff from −0.52 to −0.27 V were found with increasing RTA temperature from 600
• C to 900
• C. The TEM images of 600 • C and 900
• C RTA samples were also inserted in Fig. 1(a) and (b) , respectively. The thickness of the interfacial layer increases with increasing RTA temperature from 600
• C to 900 • C, which matches well the decreasing capacitance density. Such interfacial-layer formation is unavoidable because of the strong bond enthalpy of Si-O (800 kJ/mol) close to La-O (799 kJ/mol) but higher than Ti-O (672 kJ/mol) [3] .
We further used SIMS to study these phenomena. found with increasing the RTA temperature. The oxygen peak in the high-κ dielectric shifts toward the Si, suggesting the formation of interfacial silicate from thermal-dynamic considerations [7] . This interface layer is further observed by cross-sectional TEM, which is unavoidable unless a thick enough interfacial SiO 2 is inserted between high-κ and Si to decrease the interface reaction and interdiffusion. This additional interfacial layer cannot explain the unexpected leakage-current increase after 900
• C RTA. We have used X-ray diffraction to measure the crystallinity of the LaTiO after various RTA. The amorphous LaTiO becomes crystallized at 900
• C RTA. Therefore, the higher leakage current after the 900
• C RTA may be related to the formation of polycrystals that provide extra leakage paths through highly defective grain boundaries [15] . This further emphasizes the importance of the proposed low-temperature processing.
To lower the interfacial reaction, we have used Ni-induced SPD for source-drain regions of TaN/LaTiO n-MOSFET. Fig. 3(a) and (b) shows the I d -V d and I d -V g characteristics. Besides the good transistor characteristics, a low V t of 0.12 V was measured at 0.63-nm EOT. Fig. 4 shows the effective mobility derived directly from the I d -V g curves. The mobility data of 0.5-nm EOT NiSi/HfO 2 /HfSiO x and 1.0-nm EOT TiN/HfO 2 n-MOSFETs were also plotted for comparison [10] , [11] . A mobility of 126 cm 2 /V · s was obtained in TaN/LaTiO n-MOSFET at 0.8 MV/cm with a 0.63-nm EOT. This value is slightly higher that for NiSi/HfO 2 /HfSiO x device at 0.5-nm EOT [10] , along with a very low V t of 0.12 V. Such low V t is due to the unique negative V fb of La 2 O 3 dielectric. However, the mobility is significantly smaller than the TiN/HfO 2 n-MOSFET at 1.0-nm EOT [11] . Similar mobility decrease with decreasing EOT was also reported in the literature [10] , [12] . Such mobility degradation at small EOT is unavoidable due to the less interfacial SiO x allowed at thinner EOT. This further increases the interface charged-oxygen vacancies in (1) formed by interface reaction and interdiffusion after standard 1000
• C RTA. Further mobility improvement can be reached by adding an ultrathin SiON, although this is traded off by the EOT scaling.
IV. CONCLUSION
Using a simple process, we have fabricated metal-gate/ high-κ TaN/LaTiO n-MOSFET with a low V t of 0.12 V at 0.63-nm EOT. Besides, this device has the advantages of simple self-aligned and gate-first process compatible with current VLSI.
